Texas Instruments
ADS61JB23IRHAT
ADS61JB23IRHAT
Couldn't load pickup availability
ADS61JB23IRHAT Texas Instruments - Yeehing Electronics
12-Bit, 80-MSPS Analog-to-Digital Converter (ADC)
Pricing (USD)
| Quantity | Unit Price |
| 1 — 99 | 31.94 |
| 100 — 249 | 28.391 |
| 250 — 999 | 23.339 |
| 1,000 + | 14.61 |
The above prices are for reference only.
Specifications
| Manufacturer | Texas Instruments |
| Product Category | Analog to Digital Converters - ADC |
| RoHS | Y |
| Series | ADS61JB23 |
| Mounting Style | SMD/SMT |
| Package / Case | VQFN-40 |
| Resolution | 12 bit |
| Sampling Rate | 80 MS/s |
| Interface Type | JESD204A |
| Architecture | Pipeline |
| Analog Supply Voltage | 1.8 V |
| Digital Supply Voltage | 1.8 V |
| SNR - Signal to Noise Ratio | 71.7 dB |
| Minimum Operating Temperature | - 40 C |
| Maximum Operating Temperature | + 85 C |
| Packaging | Reel |
| Features | High Performance |
| Number of Converters | 2 Converter |
| Power Consumption | 440 mW |
| Brand | Texas Instruments |
| Development Kit | ADS61JB23EVM |
| DNL - Differential Nonlinearity | +/- 0.8 LSB |
| ENOB - Effective Number of Bits | 11.5 Bit |
| Moisture Sensitive | Yes |
| Operating Supply Voltage | 1.7 V to 1.9 V |
| Pd - Power Dissipation | 440 mW |
| Product Type | ADCs - Analog to Digital Converters |
| SFDR - Spurious Free Dynamic Range | 80 dB |
| SINAD - Signal to Noise and Distortion Ratio | 71.2 dB |
| Factory Pack Quantity | 250 |
| Subcategory | Data Converter ICs |
| Unit Weight | 0.003668 oz |
For more information, please refer to datasheet
Documents
| ADS61JB23IRHAT Datasheet |
More Information
The ADS61JB23 is a high-performance, low-power, single channel analog-to-digital converter with an integrated JESD204A output interface. Available in a 6 mm × 6 mm QFN package, with both single-lane and dual-lane output modes, the ADS61JB23 offers an unprecedented level of compactness. The output interface is compatible to the JESD204A standard, with an additional mode (as per IEEE Std 802.3-2002 part3, Clause 36.2.4.12) to interface seamlessly to the TI TLK family of SERDES transceivers. Equally impressive is the inclusion of an on-chip analog input buffer, providing isolation between the sample/hold switches and higher and more consistent input impedance.
