CAHCT138QPWRG4Q1


YeeHing #: Y009-CAHCT138QPWRG4Q1
Inventory: 2600

Feel free to reach out to us for more information.
Click the button below to unveil exclusive discounts and delightful surprises.

Description

CAHCT138QPWRG4Q1 Texas Instruments - Yeehing Electronics

Automotive Catalog 3-Line to 8-Line Decoders/Demultiplexers

Pricing (USD)

Quantity Unit Price
1 — 99 0.645
100 — 249 0.496
250 — 999 0.365
1,000 + 0.15

The above prices are for reference only.

Specifications

Manufacturer Texas Instruments
Product Category Encoders, Decoders, Multiplexers & Demultiplexers
RoHS Y
Product Decoders / Demultiplexers
Logic Family AHCT
Number of Input Lines 3 Input
Number of Output Lines 8 Output
Propagation Delay Time 12 ns
Supply Voltage - Min 4.5 V
Supply Voltage - Max 5.5 V
Minimum Operating Temperature - 40 C
Maximum Operating Temperature + 125 C
Mounting Style SMD/SMT
Package / Case TSSOP-16
Qualification AEC-Q100
Packaging Reel
Function Decoder/Demultiplexer
Height 1.15 mm
Length 5 mm
Number of Circuits 1 Circuit
Operating Temperature Range - 40 C to + 125 C
Series SN74AHCT138Q-Q1
Technology CMOS
Width 4.4 mm
Brand Texas Instruments
Supply Current - Max 0.004 mA
High Level Output Current - 8 mA
Low Level Output Current 8 mA
Maximum Clock Frequency 70 MHz
Operating Supply Voltage 5 V
Product Type Encoders, Decoders, Multiplexers & Demultiplexers
Factory Pack Quantity 2000
Subcategory Logic ICs
Unit Weight 0.002183 oz

For more information, please refer to datasheet

Documents

CAHCT138QPWRG4Q1 Datasheet

More Information

The SN74AHCT138Q 3-line to 8-line decoder/demultiplexer is designed to be used in high-performance memory-decoding and data-routing applications that require very short propagation-delay times. In high-performance memory systems, this decoder can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay times of this decoder and the enable time of the memory usually are less than the typical access time of the memory. This means that the effective system delay introduced by the decoder is negligible.

You may also like

Recently viewed