CD74ACT139M96


YeeHing #: Y009-CD74ACT139M96
Inventory: 2800

Feel free to reach out to us for more information.
Click the button below to unveil exclusive discounts and delightful surprises.

Description

CD74ACT139M96 Texas Instruments - Yeehing Electronics

Dual 2-to-4 Line Decoder/Demultiplexer

Pricing (USD)

Quantity Unit Price
1 — 99 0.585
100 — 249 0.45
250 — 999 0.332
1,000 + 0.17

The above prices are for reference only.

Specifications

Manufacturer Texas Instruments
Product Category Encoders, Decoders, Multiplexers & Demultiplexers
RoHS Y
Product Decoders / Demultiplexers
Logic Family ACT
Number of Input Lines 2 Input
Number of Output Lines 4 Output
Propagation Delay Time 10.5 ns
Supply Voltage - Min 4.5 V
Supply Voltage - Max 5.5 V
Minimum Operating Temperature - 55 C
Maximum Operating Temperature + 125 C
Mounting Style SMD/SMT
Package / Case SOP-16
Packaging Reel
Function Decoder and Demux
Height 1.58 mm
Length 9.9 mm
Number of Circuits 2 Circuit
Operating Temperature Range - 55 C to + 125 C
Series CD74ACT139
Technology CMOS
Width 3.91 mm
Brand Texas Instruments
Logic Type CMOS
Supply Current - Max 0.008 mA
High Level Output Current - 24 mA
Low Level Output Current 24 mA
Maximum Clock Frequency 90 MHz
Operating Supply Voltage 5 V
Product Type Encoders, Decoders, Multiplexers & Demultiplexers
Factory Pack Quantity 2500
Subcategory Logic ICs
Unit Weight 0.004998 oz

For more information, please refer to datasheet

Documents

CD74ACT139M96 Datasheet

More Information

The ’ACT139 devices are dual 2-line to 4-line decoders/demultiplexers designed for 4.5-V to 5.5-V VCC operation. These devices are designed to be used in high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, these decoders can be used to minimize the effects of system decoding. When used with high-speed memories utilizing a fast enable circuit, the delay times of these decoders and the enable time of the memory usually are less than the typical access time of the memory. This means that the effective system delay introduced by the decoders is negligible.

You may also like

Recently viewed