Texas Instruments
DS90CF388VJD/NOPB
DS90CF388VJD/NOPB
Couldn't load pickup availability
DS90CF388VJD/NOPB Texas Instruments - Yeehing Electronics
+3.3V Dual Pixel LVDS Display Interface (LDI)-SVGA/QXGA Receiver
Pricing (USD)
| Quantity | Unit Price |
| 1 — 99 | 8.204 |
| 100 — 249 | 7.166 |
| 250 — 999 | 5.525 |
| 1,000 + | 3.95 |
The above prices are for reference only.
Specifications
| Manufacturer | Texas Instruments |
| Product Category | LVDS Interface IC |
| RoHS | Y |
| Type | CMOS, TTL |
| Number of Drivers | 48 Driver |
| Number of Receivers | 8 Receiver |
| Data Rate | 5380 Mb/s |
| Input Type | LVDS |
| Supply Voltage - Max | 3.6 V |
| Supply Voltage - Min | 3 V |
| Minimum Operating Temperature | - 10 C |
| Maximum Operating Temperature | + 70 C |
| Mounting Style | SMD/SMT |
| Package / Case | TQFP-100 |
| Packaging | Tray |
| Height | 1 mm |
| Input Voltage MAX | 100 mV |
| Length | 14 mm |
| Series | DS90CF388 |
| Width | 14 mm |
| Brand | Texas Instruments |
| Development Kit | LDI3V8BT-112 |
| Input Voltage MIN | - 100 mV |
| Maximum Output Voltage | 450 mV |
| Moisture Sensitive | Yes |
| Operating Supply Voltage | 3.3 V |
| Pd - Power Dissipation | 2.8 W |
| Product Type | LVDS Interface IC |
| Factory Pack Quantity | 90 |
| Subcategory | Interface ICs |
| Unit Weight | 0.023175 oz |
For more information, please refer to datasheet
Documents
| DS90CF388VJD/NOPB Datasheet |
More Information
The DS90C387/DS90CF388 transmitter/receiver pair is designed to support dual pixel data transmission between Host and Flat Panel Display up to QXGA resolutions. The transmitter converts 48 bits (Dual Pixel 24-bit color) of CMOS/TTL data into 8 LVDS (Low Voltage Differential Signalling) data streams. Control signals (VSYNC, HSYNC, DE and two user-defined signals) are sent during blanking intervals. At a maximum dual pixel rate of 112MHz, LVDS data line speed is 672Mbps, providing a total throughput of 5.38Gbps (672 Megabytes per second). Two other modes are also supported. 24-bit color data (single pixel) can be clocked into the transmitter at a maximum rate of 170MHz. In this mode, the transmitter provides single-to-dual pixel conversion, and the output LVDS clock rate is 85MHz maximum. The third mode provides inter-operability with FPD-Link devices.
