JM38510/34101BDA Texas Instruments - Yeehing Electronics

Dual Positive-Edge-Triggered D-type Flip-Flops With Clear And Preset

Pricing (USD)

The above prices are for reference only.

Specifications

For more information, please refer to datasheet

Documents

More Information

These devices contain two independent positive-edge-triggered D-type flip-flops. A low level at the preset () or clear () inputs sets or resets the outputs regardless of the levels of the other inputs. When and are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input may be changed without affecting the levels at the outputs.