Skip to product information
1 of 1

Texas Instruments

LP38841MR-ADJ/NOPB

LP38841MR-ADJ/NOPB

Regular price $0.65 USD
Regular price Sale price $0.65 USD
Sale Sold out
YeeHing #
Inventory

LP38841MR-ADJ/NOPB Texas Instruments - Yeehing Electronics

800-mA, low-VIN (0.635-V), adjustable ultra-low-dropout voltage regulator with enable

Pricing (USD)

Quantity Unit Price
1 — 99 2.07
100 — 249 1.709
250 — 999 1.228
1,000 + 0.65

The above prices are for reference only.

Specifications

Manufacturer Texas Instruments
Product Category LDO Voltage Regulators
RoHS Y
Mounting Style SMD/SMT
Package / Case SO-PowerPad-8
Output Voltage 560 mV to 1.5 V
Output Current 800 mA
Number of Outputs 1 Output
Polarity Positive
Quiescent Current 35 mA
Input Voltage MAX 5.5 V
Input Voltage MIN 4.5 V
Output Type Adjustable
Minimum Operating Temperature - 40 C
Maximum Operating Temperature + 125 C
Dropout Voltage 75 mV
Series LP38841-ADJ
Packaging Tube
Operating Temperature Range - 40 C to + 125 C
Product Ultra LDO Adjustable Linear Regulators
Type Fast Output Voltage Regulator
Brand Texas Instruments
Dropout Voltage - Max 0.12 V at 800 mA
PSRR / Ripple Rejection - Typ 80 dB
Voltage Regulation Accuracy +/- 1.5 %
Ib - Input Bias Current 30 mA
Line Regulation 0.01 %/V
Load Regulation 0.4 %/A
Moisture Sensitive Yes
Operating Supply Current 32 mA
Product Type LDO Voltage Regulators
Factory Pack Quantity 95
Subcategory PMIC - Power Management ICs
Unit Weight 0.003005 oz

For more information, please refer to datasheet

Documents

LP38841MR-ADJ/NOPB Datasheet

More Information

The LP38841-ADJ is a high current, fast response regulator which can maintain output voltage regulation with minimum input to output voltage drop. Fabricated on a CMOS process, the device operates from two input voltages: Vbias provides voltage to drive the gate of the N-MOS power transistor, while Vin is the input voltage which supplies power to the load. The use of an external bias rail allows the part to operate from ultra low Vin voltages. Unlike bipolar regulators, the CMOS architecture consumes extremely low quiescent current at any output load current. The use of an N-MOS power transistor results in wide bandwidth, yet minimum external capacitance is required to maintain loop stability.

View full details