Texas Instruments
SN64BCT244DW
SN64BCT244DW
Regular price
$1.45 USD
Regular price
Sale price
$1.45 USD
Unit price
per
Couldn't load pickup availability
SN64BCT244DW Texas Instruments - Yeehing Electronics
8-ch, 4.5-V to 5.5-V buffers with TTL-compatible CMOS inputs and 3-state outputs
Pricing (USD)
| Quantity | Unit Price |
| 1 — 99 | 4.181 |
| 100 — 249 | 3.664 |
| 250 — 999 | 2.569 |
| 1,000 + | 1.45 |
The above prices are for reference only.
Specifications
| Manufacturer | Texas Instruments |
| Product Category | Buffers & Line Drivers |
| RoHS | Y |
| Number of Input Lines | 8 Input |
| Number of Output Lines | 3 Output |
| Polarity | Non-Inverting |
| Supply Voltage - Max | 5.5 V |
| Supply Voltage - Min | 4.5 V |
| Minimum Operating Temperature | - 40 C |
| Maximum Operating Temperature | + 85 C |
| Mounting Style | SMD/SMT |
| Package / Case | SOIC-20 |
| Packaging | Tube |
| Function | Buffer/Line Driver |
| Height | 2.35 mm |
| Length | 12.8 mm |
| Operating Temperature Range | - 40 C to + 85 C |
| Output Type | 3-State |
| Quiescent Current | 53 mA |
| Series | SN64BCT244 |
| Technology | BiCMOS |
| Width | 7.52 mm |
| Brand | Texas Instruments |
| Logic Family | BCT |
| Logic Type | Octal Buffer and Driver |
| Number of Channels | 8 |
| Supply Current - Max | 80000 uA |
| High Level Output Current | - 15 mA |
| Input Signal Type | Single-Ended |
| Low Level Output Current | 64 mA |
| Operating Supply Current | 80 uA |
| Operating Supply Voltage | 4.5 V to 5.5 V |
| Product Type | Buffers & Line Drivers |
| Propagation Delay Time | 5 ns at 5 V |
| Factory Pack Quantity | 25 |
| Subcategory | Logic ICs |
| Unit Weight | 0.017662 oz |
For more information, please refer to datasheet
Documents
| SN64BCT244DW Datasheet |
More Information
This octal buffer and line driver is designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. Taken together with the SN64BCT240 and SN64BCT241, these devices provide the choice of selected combinations of inverting and noninverting outputs, symmetrical active-low output-enable () inputs, and complementary OE and inputs.
