Texas Instruments
SN65LVDS94DGGR
SN65LVDS94DGGR
Regular price
        
          $2.50 USD
        
    
        Regular price
        
          
            
              
            
          
        Sale price
      
        $2.50 USD
      
    
    
      Unit price
      
        
        
         per 
        
        
      
    
  Couldn't load pickup availability
SN65LVDS94DGGR Texas Instruments - Yeehing Electronics
Serdes Deserializer
Pricing (USD)
| Quantity | Unit Price | 
| 1 — 99 | 6.569 | 
| 100 — 249 | 5.355 | 
| 250 — 999 | 4.209 | 
| 1,000 + | 2.50 | 
The above prices are for reference only.
Specifications
| Manufacturer | Texas Instruments | 
| Product Category | LVDS Interface IC | 
| RoHS | Y | 
| Type | Serdes | 
| Number of Drivers | 28 Driver | 
| Number of Receivers | 4 Receiver | 
| Data Rate | 1904 Mb/s | 
| Input Type | LVTTL | 
| Supply Voltage - Max | 3.6 V | 
| Supply Voltage - Min | 3 V | 
| Minimum Operating Temperature | - 40 C | 
| Maximum Operating Temperature | + 85 C | 
| Mounting Style | SMD/SMT | 
| Package / Case | TSSOP-56 | 
| Packaging | Reel | 
| Height | 1.15 mm | 
| Input Voltage MAX | 0.1 V | 
| Length | 14 mm | 
| Series | SN65LVDS94 | 
| Width | 6.1 mm | 
| Brand | Texas Instruments | 
| Input Voltage MIN | - 0.1 V | 
| Moisture Sensitive | Yes | 
| Operating Supply Voltage | 3.3 V | 
| Product Type | LVDS Interface IC | 
| Factory Pack Quantity | 2000 | 
| Subcategory | Interface ICs | 
| Tradename | FlatLink | 
| Unit Weight | 0.008229 oz | 
For more information, please refer to datasheet
Documents
 
 | SN65LVDS94DGGR Datasheet | 
More Information
The SN65LVDS94 LVDS serdes (serializer/deserializer) receiver contains four serial-in 7-bit parallel-out shift registers, a 7× clock synthesizer, and five low-voltage differential signaling (LVDS) line receivers in a single integrated circuit. These functions allow receipt of synchronous data from a compatible transmitter, such as the SN65LVDS93 and SN65LVDS95, over five balanced-pair conductors and expansion to 28 bits of single-ended LVTTL synchronous data at a lower transfer rate.
