Texas Instruments
SN74ABT241ADW
SN74ABT241ADW
Regular price
$0.27 USD
Regular price
Sale price
$0.27 USD
Unit price
per
Couldn't load pickup availability
SN74ABT241ADW Texas Instruments - Yeehing Electronics
8-ch, 4.5-V to 5.5-V buffers with TTL-compatible CMOS inputs and 3-state outputs
Pricing (USD)
| Quantity | Unit Price |
| 1 — 99 | 0.961 |
| 100 — 249 | 0.739 |
| 250 — 999 | 0.544 |
| 1,000 + | 0.27 |
The above prices are for reference only.
Specifications
| Manufacturer | Texas Instruments |
| Product Category | Buffers & Line Drivers |
| RoHS | Y |
| Number of Input Lines | 8 Input |
| Number of Output Lines | 8 Output |
| Polarity | Non-Inverting |
| Supply Voltage - Max | 5.5 V |
| Supply Voltage - Min | 4.5 V |
| Minimum Operating Temperature | - 40 C |
| Maximum Operating Temperature | + 85 C |
| Mounting Style | SMD/SMT |
| Package / Case | SOIC-20 |
| Packaging | Tube |
| Function | Buffer/Line Driver |
| Height | 2.35 mm |
| Length | 12.8 mm |
| Operating Temperature Range | - 40 C to + 85 C |
| Output Type | 3-State |
| Quiescent Current | 24 mA |
| Series | SN74ABT241A |
| Technology | BiCMOS |
| Width | 7.52 mm |
| Brand | Texas Instruments |
| Logic Family | ABT |
| Logic Type | Octal Buffer and Driver |
| Number of Channels | 8 |
| Supply Current - Max | 30000 uA |
| High Level Output Current | - 32 mA |
| Input Signal Type | Single-Ended |
| Low Level Output Current | 64 mA |
| Operating Supply Current | 250 uA |
| Operating Supply Voltage | 5 V |
| Product Type | Buffers & Line Drivers |
| Propagation Delay Time | 4.4 ns |
| Factory Pack Quantity | 25 |
| Subcategory | Logic ICs |
| Unit Weight | 0.017662 oz |
For more information, please refer to datasheet
Documents
| SN74ABT241ADW Datasheet |
More Information
These octal buffers and line drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. Together with the SN54ABT240, SN74ABT240A, and 'ABT244A, these devices provide the choice of selected combinations of inverting and noninverting outputs, symmetrical active-low output-enable () inputs, and complementary OE and inputs.
