SN74AHC138DBR


YeeHing #: Y009-SN74AHC138DBR
Inventory: 2000

Feel free to reach out to us for more information.
Click the button below to unveil exclusive discounts and delightful surprises.

Description

SN74AHC138DBR Texas Instruments - Yeehing Electronics

3-Line To 8-Line Decoder / Demultiplexer

Pricing (USD)

Quantity Unit Price
1 — 99 0.258
100 — 249 0.176
250 — 999 0.135
1,000 + 0.06

The above prices are for reference only.

Specifications

Manufacturer Texas Instruments
Product Category Encoders, Decoders, Multiplexers & Demultiplexers
RoHS Y
Product Decoders / Demultiplexers
Logic Family AHC
Number of Bits 8 bit
Number of Input Lines 3 Input
Number of Output Lines 8 Output
Propagation Delay Time 13 ns
Supply Voltage - Min 2 V
Supply Voltage - Max 5.5 V
Minimum Operating Temperature - 40 C
Maximum Operating Temperature + 85 C
Mounting Style SMD/SMT
Package / Case SSOP-16
Packaging Reel
Function Decoder/Demultiplexer
Height 1.95 mm
Length 6.2 mm
Number of Circuits Dual
Operating Temperature Range - 40 C to + 85 C
Series SN74AHC138
Technology CMOS
Width 5.3 mm
Brand Texas Instruments
Logic Type Decoders/Demultiplexers
Supply Current - Max 0.004 mA
High Level Output Current - 8 mA
Low Level Output Current 8 mA
Maximum Clock Frequency 110 MHz
Operating Supply Voltage 2 V to 5.5 V
Pd - Power Dissipation 600 mW
Product Type Encoders, Decoders, Multiplexers & Demultiplexers
Factory Pack Quantity 2000
Subcategory Logic ICs
Unit Weight 0.004536 oz

For more information, please refer to datasheet

Documents

SN74AHC138DBR Datasheet

More Information

The ’AHC138 decoders/demultiplexers are designed for high-performance memory-decoding and data-routing applications that require very short propagation-delay times. In high-performance memory systems, these decoders can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay times of these decoders and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoders is negligible.

You may also like

Recently viewed