SN74AHC139PW


YeeHing #: Y009-SN74AHC139PW
Inventory: 4800

Feel free to reach out to us for more information.
Click the button below to unveil exclusive discounts and delightful surprises.

Description

SN74AHC139PW Texas Instruments - Yeehing Electronics

Dual 2-Line To 4-Line Decoders / Demultiplexers

Pricing (USD)

Quantity Unit Price
1 — 99 0.862
100 — 249 0.663
250 — 999 0.488
1,000 + 0.28

The above prices are for reference only.

Specifications

Manufacturer Texas Instruments
Product Category Encoders, Decoders, Multiplexers & Demultiplexers
RoHS Y
Product Decoders / Demultiplexers
Logic Family AHC
Number of Input Lines 2 Input
Number of Output Lines 4 Output
Propagation Delay Time 8.5 ns
Supply Voltage - Min 2 V
Supply Voltage - Max 5.5 V
Minimum Operating Temperature - 40 C
Maximum Operating Temperature + 125 C
Mounting Style SMD/SMT
Package / Case TSSOP-16
Packaging Tube
Function Decoder/Demultiplexer
Height 1.15 mm
Length 5 mm
Number of Circuits Dual
Operating Temperature Range - 40 C to + 125 C
Series SN74AHC139
Technology CMOS
Width 4.4 mm
Brand Texas Instruments
Logic Type Decoders/Demultiplexers
Supply Current - Max 0.004 mA
High Level Output Current - 8 mA
Low Level Output Current 8 mA
Maximum Clock Frequency 110 MHz
Operating Supply Voltage 2 V to 5.5 V
Product Type Encoders, Decoders, Multiplexers & Demultiplexers
Factory Pack Quantity 90
Subcategory Logic ICs
Unit Weight 0.002183 oz

For more information, please refer to datasheet

Documents

SN74AHC139PW Datasheet

More Information

The ’AHC139 devices are dual 2-line to 4-line decoders/demultiplexers designed for 2-V to 5.5-V VCC operation. These devices are designed to be used in high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, these decoders can be used to minimize the effects of system decoding. When used with high-speed memories utilizing a fast enable circuit, the delay times of these decoders and the enable time of the memory usually are less than the typical access time of the memory. This means that the effective system delay introduced by the decoders is negligible.

You may also like

Recently viewed