SN74ALS137AN


YeeHing #: Y009-SN74ALS137AN
Inventory: 3000

Feel free to reach out to us for more information.
Click the button below to unveil exclusive discounts and delightful surprises.

Description

SN74ALS137AN Texas Instruments - Yeehing Electronics

3-Line to 8-Line Decoders/Demultiplexers With Address Latches

Pricing (USD)

Quantity Unit Price
1 — 99 4.151
100 — 249 3.384
250 — 999 2.66
1,000 + 1.58

The above prices are for reference only.

Specifications

Manufacturer Texas Instruments
Product Category Encoders, Decoders, Multiplexers & Demultiplexers
RoHS Y
Product Decoders / Demultiplexers
Logic Family ALS
Number of Bits 3 bit
Number of Input Lines 3 Input
Number of Output Lines 8 Output
Propagation Delay Time 20 ns
Supply Voltage - Min 4.5 V
Supply Voltage - Max 5.5 V
Minimum Operating Temperature 0 C
Maximum Operating Temperature + 70 C
Mounting Style Through Hole
Package / Case PDIP-16
Packaging Tube
Function Latch/Decoder/Demultiplexer
Height 4.57 mm
Length 19.3 mm
Number of Circuits Single
Operating Temperature Range 0 C to + 70 C
Series SN74ALS137A
Technology Bipolar
Width 6.35 mm
Brand Texas Instruments
Logic Type Decoders/Demultiplexers
High Level Output Current - 0.4 mA
Low Level Output Current 8 mA
Maximum Clock Frequency 75 MHz
Operating Supply Voltage 5 V
Product Type Encoders, Decoders, Multiplexers & Demultiplexers
Factory Pack Quantity 25
Subcategory Logic ICs
Unit Weight 0.033570 oz

For more information, please refer to datasheet

Documents

SN74ALS137AN Datasheet

More Information

The SN54ALS137A, SN74ALS137A, and SN74AS137 are 3-line to 8-line decoders/demultiplexers with latches on the three address inputs. When the latch-enable () input is low, the devices act as decoders/demultiplexers. When goes from low to high, the address present at the select (A, B, and C) inputs is stored in the latches. Further address changes are ignored as long as remains high. The output-enable controls (G1 and G2) control the outputs independently of the select or latch-enable inputs. All of the outputs are forced high if G1 is low or G2 is high. These devices are ideally suited for implementing glitch-free decoders in strobed (stored-address) applications in bus-oriented systems.

You may also like

Recently viewed