Texas Instruments
SN74F138N
SN74F138N
Regular price
$0.21 USD
Regular price
Sale price
$0.21 USD
Unit price
per
Couldn't load pickup availability
SN74F138N Texas Instruments - Yeehing Electronics
3-line to 8-line decoder / demultiplexer
Pricing (USD)
| Quantity | Unit Price |
| 1 — 99 | 0.756 |
| 100 — 249 | 0.581 |
| 250 — 999 | 0.428 |
| 1,000 + | 0.21 |
The above prices are for reference only.
Specifications
| Manufacturer | Texas Instruments |
| Product Category | Encoders, Decoders, Multiplexers & Demultiplexers |
| RoHS | Y |
| Product | Decoders / Demultiplexers |
| Logic Family | F |
| Number of Input Lines | 3 Input |
| Number of Output Lines | 8 Output |
| Propagation Delay Time | 9 ns |
| Supply Voltage - Min | 4.5 V |
| Supply Voltage - Max | 5.5 V |
| Minimum Operating Temperature | 0 C |
| Maximum Operating Temperature | + 70 C |
| Mounting Style | Through Hole |
| Package / Case | PDIP-16 |
| Packaging | Tube |
| Function | Decoder/Demultiplexer |
| Height | 4.57 mm |
| Length | 19.3 mm |
| Number of Circuits | Single |
| Operating Temperature Range | 0 C to + 70 C |
| Series | SN74F138 |
| Technology | Bipolar |
| Width | 6.35 mm |
| Brand | Texas Instruments |
| Logic Type | Decoders/Demultiplexers |
| Supply Current - Max | 13 mA |
| High Level Output Current | - 1 mA |
| Low Level Output Current | 20 mA |
| Maximum Clock Frequency | 70 MHz |
| Operating Supply Voltage | 5 V |
| Product Type | Encoders, Decoders, Multiplexers & Demultiplexers |
| Factory Pack Quantity | 25 |
| Subcategory | Logic ICs |
| Unit Weight | 0.033570 oz |
For more information, please refer to datasheet
Documents
| SN74F138N Datasheet |
More Information
The ´F138 is designed to be used in high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, these decoders can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay times of this decoder and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoder is negligible.
