SN74LS148NSR


YeeHing #: Y009-SN74LS148NSR
Inventory: 5800

Feel free to reach out to us for more information.
Click the button below to unveil exclusive discounts and delightful surprises.

Description

SN74LS148NSR Texas Instruments - Yeehing Electronics

8-line to 3-line priority encoder

Pricing (USD)

Quantity Unit Price
1 — 99 1.328
100 — 249 1.097
250 — 999 0.788
1,000 + 0.42

The above prices are for reference only.

Specifications

Manufacturer Texas Instruments
Product Category Encoders, Decoders, Multiplexers & Demultiplexers
RoHS Y
Product Selectors / Multiplexers
Logic Family LS
Number of Bits 16 bit
Number of Input Lines 8 Input
Number of Output Lines 3 Output
Propagation Delay Time 19 ns
Supply Voltage - Min 4.75 V
Supply Voltage - Max 5.25 V
Minimum Operating Temperature 0 C
Maximum Operating Temperature + 70 C
Mounting Style SMD/SMT
Package / Case SO-16
Packaging Reel
Function Encoder
Height 1.95 mm
Length 10.3 mm
Number of Circuits Quad
Operating Temperature Range 0 C to + 70 C
Output Current - 0.4 mA, 8 mA
Series SN74LS148
Width 5.3 mm
Brand Texas Instruments
Logic Type Priority Encoder
High Level Output Current - 0.4 mA
Low Level Output Current 8 mA
Maximum Clock Frequency 35 MHz
Operating Supply Voltage 5 V
Product Type Encoders, Decoders, Multiplexers & Demultiplexers
Factory Pack Quantity 2000
Subcategory Logic ICs
Unit Weight 0.007079 oz

For more information, please refer to datasheet

Documents

SN74LS148NSR Datasheet

More Information

These TTL encoders feature priority decoding of the inputs to ensure that only the highest-order data line is encoded. The '147 and 'LS147 encode nine data lines to four-line (8-4-2-1) BCD. The implied decimal zero condition requires no input condition as zero is encoded when all nine data lines are at a high logic level. The '148 and 'LS148 encode eight data lines to three-line (4-2-1) binary (octal). Cascading circuitry (enable input E1 and enable output E0) has been provided to allow octal expansion without the need for external circuitry. For all types, data inputs and outputs are active at the low logic level. All inputs are buffered to represent one normalized Series 54/74 or 54LS/74LS load, respectively.

You may also like

Recently viewed