Texas Instruments
SN74LVT16952DL
SN74LVT16952DL
Regular price
$3.67 USD
Regular price
Sale price
$3.67 USD
Unit price
per
Couldn't load pickup availability
SN74LVT16952DL Texas Instruments - Yeehing Electronics
3.3-V ABT 16-Bit Registered Transceivers With 3-State Outputs
Pricing (USD)
| Quantity | Unit Price |
| 1 — 99 | 9.651 |
| 100 — 249 | 7.868 |
| 250 — 999 | 6.184 |
| 1,000 + | 3.67 |
The above prices are for reference only.
Specifications
| Manufacturer | Texas Instruments |
| Product Category | Bus Transceivers |
| RoHS | Y |
| Logic Family | 74LVT |
| Input Level | LVTTL |
| Output Level | LVTTL |
| Output Type | 3-State |
| High Level Output Current | - 32 mA |
| Low Level Output Current | 64 mA |
| Propagation Delay Time | 3.4 ns |
| Supply Voltage - Max | 3.6 V |
| Supply Voltage - Min | 2.7 V |
| Minimum Operating Temperature | - 40 C |
| Maximum Operating Temperature | + 85 C |
| Package / Case | SSOP-56 |
| Packaging | Tube |
| Function | Registered Transceiver |
| Height | 2.59 mm |
| Length | 18.41 mm |
| Number of Circuits | 2 |
| Product | BiCMOS |
| Series | SN74LVT16952 |
| Technology | BiCMOS |
| Width | 7.49 mm |
| Brand | Texas Instruments |
| Mounting Style | SMD/SMT |
| Number of Channels | 16 |
| Supply Current - Max | 5 mA |
| Operating Supply Voltage | 2.7 V to 3.6 V |
| Pd - Power Dissipation | 1.4 W |
| Polarity | Non-Inverting |
| Product Type | Bus Transceivers |
| Factory Pack Quantity | 20 |
| Subcategory | Logic ICs |
| Triggering Type | Positive Edge |
| Unit Weight | 0.024508 oz |
For more information, please refer to datasheet
Documents
| SN74LVT16952DL Datasheet |
More Information
The 'LVT16952 are 16-bit registered transceivers designed for low-voltage (3.3-V) VCC operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices can be used as two 8-bit transceivers or one 16-bit transceiver. Data on the A or B bus is stored in the registers on the low-to-high transition of the clock (CLKAB or CLKBA) input provided that the clock-enable (or ) input is low. Taking the output-enable ( or ) input low accesses the data on either port.
