TLV1562IDW


YeeHing #: Y004-TLV1562IDW
Inventory: 8200

Feel free to reach out to us for more information.
Click the button below to unveil exclusive discounts and delightful surprises.

Description

TLV1562IDW Texas Instruments - Yeehing Electronics

10-Bit, 2 MSPS ADC Quad Ch. (Config.) w/mux, Pgmable Res. vs. Speed/Conversion Mode, Auto o

Pricing (USD)

Quantity Unit Price
1 — 99 10.626
100 — 249 8.663
250 — 999 6.809
1,000 + 4.04

The above prices are for reference only.

Specifications

Manufacturer Texas Instruments
Product Category Analog to Digital Converters - ADC
RoHS Y
Series TLV1562
Mounting Style SMD/SMT
Package / Case SOIC-28
Resolution 10 bit
Number of Channels 2 Channel/4 Channel
Sampling Rate 2 MS/s
Input Type Differential/Single-Ended
Interface Type Parallel
Architecture Pipeline
Reference Type External
Analog Supply Voltage 2.7 V to 5.5 V
Digital Supply Voltage 2.7 V to 5.5 V
SNR - Signal to Noise Ratio 58.1 dB
Minimum Operating Temperature - 40 C
Maximum Operating Temperature + 85 C
Packaging Tube
Features Oscillator
Height 2.35 mm
Length 18 mm
Number of Converters 1 Converter
Power Consumption 13.5 mW
Width 7.52 mm
Brand Texas Instruments
DNL - Differential Nonlinearity - 0.85 /1.5 LSB
INL - Integral Nonlinearity +/- 1.5 LSB
Operating Supply Voltage 2.7 V to 5.5 V
Product Type ADCs - Analog to Digital Converters
SINAD - Signal to Noise and Distortion Ratio 57.8 dB
Factory Pack Quantity 20
Subcategory Data Converter ICs
Unit Weight 0.025778 oz

For more information, please refer to datasheet

Documents

TLV1562IDW Datasheet

More Information

The TLV1562 is a 10-bit CMOS low-power, high-speed programmable resolution analog-to-digital converter based on a low-power recyclic architecture. The unique architecture delivers a throughput up to 2 MSPS (million samples per second) at 10-bit resolution. The programmable resolution allows a higher conversion throughput as a tradeoff of lower resolution. A high speed 3-state parallel port directly interfaces to a digital signal processor (DSP) or microprocessor (uP) system data bus. D0 through D9 are the digital output terminals with D0 being the least significant bit (LSB). The TLV1562 is designed to operate for a wide range of supply voltages (2.7 V to 5.5 V) with very low power consumption (11 mA maximum at 5.5 V, 10 MHz CLKIN). The power saving feature is further enhanced with a software power-down feature (1 uA maximum) and auto power-down (1 uA maximum) feature.

You may also like

Recently viewed