Texas Instruments
TLV571IDW
TLV571IDW
Regular price
$2.66 USD
Regular price
Sale price
$2.66 USD
Unit price
per
Couldn't load pickup availability
TLV571IDW Texas Instruments - Yeehing Electronics
8-Bit, 1.25 MSPS Single Ch., Hardware Config., Low Power w/Auto or S/W PowerDown
Pricing (USD)
| Quantity | Unit Price |
| 1 — 99 | 6.983 |
| 100 — 249 | 5.693 |
| 250 — 999 | 4.474 |
| 1,000 + | 2.66 |
The above prices are for reference only.
Specifications
| Manufacturer | Texas Instruments |
| Product Category | Analog to Digital Converters - ADC |
| RoHS | Y |
| Series | TLV571 |
| Mounting Style | SMD/SMT |
| Package / Case | SOIC-24 |
| Resolution | 8 bit |
| Number of Channels | 1 Channel |
| Sampling Rate | 1.25 MS/s |
| Input Type | Single-Ended |
| Interface Type | Parallel |
| Architecture | SAR |
| Reference Type | External |
| Analog Supply Voltage | 2.7 V to 5.5 V |
| Digital Supply Voltage | 2.7 V to 5.5 V |
| SNR - Signal to Noise Ratio | 49 dB |
| Minimum Operating Temperature | - 40 C |
| Maximum Operating Temperature | + 85 C |
| Packaging | Tube |
| Features | Oscillator |
| Height | 2.35 mm |
| Length | 15.4 mm |
| Number of Converters | 1 Converter |
| Power Consumption | 12 mW |
| Width | 7.52 mm |
| Brand | Texas Instruments |
| DNL - Differential Nonlinearity | +/- 0.5 LSB |
| INL - Integral Nonlinearity | +/- 0.5 LSB |
| Operating Supply Voltage | 2.7 V to 5.5 V |
| Pd - Power Dissipation | 43 mW |
| Product Type | ADCs - Analog to Digital Converters |
| SINAD - Signal to Noise and Distortion Ratio | 49 dB |
| Factory Pack Quantity | 25 |
| Subcategory | Data Converter ICs |
| Unit Weight | 0.022025 oz |
For more information, please refer to datasheet
Documents
| TLV571IDW Datasheet |
More Information
The TLV571 is an 8-bit data acquisition system that combines a high-speed 8-bit ADC and a parallel interface. The device contains two on-chip control registers allowing control of software conversion start and power down via the bidirectional parallel port. The control registers can be set to a default mode using a dummy RD while WR is tied low allowing the registers to be hardware configurable.
